Tunable electronic transport properties of metal-cluster-decorated III-V nanowire transistors

Tunable electronic transport properties of metal-cluster-decorated III-V nanowire transistors

Copyright © 2013 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim.

Bibliographische Detailangaben
Veröffentlicht in:Advanced materials (Deerfield Beach, Fla.). - 1998. - 25(2013), 32 vom: 27. Aug., Seite 4445-51
1. Verfasser: Han, Ning (VerfasserIn)
Weitere Verfasser: Wang, Fengyun, Hou, Jared J, Yip, Sen Po, Lin, Hao, Xiu, Fei, Fang, Ming, Yang, Zaixing, Shi, Xiaoling, Dong, Guofa, Hung, Tak Fu, Ho, Johnny C
Format: Online-Aufsatz
Sprache:English
Veröffentlicht: 2013
Zugriff auf das übergeordnete Werk:Advanced materials (Deerfield Beach, Fla.)
Schlagworte:Journal Article Research Support, Non-U.S. Gov't III-V nanowire field-effect transistors contact printing inverters metal decoration n-channel metal-oxide-semiconductor (NMOS) threshold voltage modulation
LEADER 01000naa a22002652 4500
001 NLM228496985
003 DE-627
005 20231224080041.0
007 cr uuu---uuuuu
008 231224s2013 xx |||||o 00| ||eng c
024 7 |a 10.1002/adma.201301362  |2 doi 
028 5 2 |a pubmed24n0761.xml 
035 |a (DE-627)NLM228496985 
035 |a (NLM)23784849 
040 |a DE-627  |b ger  |c DE-627  |e rakwb 
041 |a eng 
100 1 |a Han, Ning  |e verfasserin  |4 aut 
245 1 0 |a Tunable electronic transport properties of metal-cluster-decorated III-V nanowire transistors 
264 1 |c 2013 
336 |a Text  |b txt  |2 rdacontent 
337 |a ƒaComputermedien  |b c  |2 rdamedia 
338 |a ƒa Online-Ressource  |b cr  |2 rdacarrier 
500 |a Date Completed 10.03.2014 
500 |a Date Revised 09.03.2022 
500 |a published: Print-Electronic 
500 |a Citation Status PubMed-not-MEDLINE 
520 |a Copyright © 2013 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim. 
520 |a A metal-cluster-decoration approach is utilized to tailor electronic transport properties (e.g., threshold voltage) of III-V NWFETs through the modulation of free carriers in the NW channel via the deposition of different metal clusters with different work function. The versatility of this technique has been demonstrated through the fabrication of high-mobility enhancement-mode InAs NW parallel FETs as well as the construction of low-power InAs NW inverters 
650 4 |a Journal Article 
650 4 |a Research Support, Non-U.S. Gov't 
650 4 |a III-V nanowire field-effect transistors 
650 4 |a contact printing 
650 4 |a inverters 
650 4 |a metal decoration 
650 4 |a n-channel metal-oxide-semiconductor (NMOS) 
650 4 |a threshold voltage modulation 
700 1 |a Wang, Fengyun  |e verfasserin  |4 aut 
700 1 |a Hou, Jared J  |e verfasserin  |4 aut 
700 1 |a Yip, Sen Po  |e verfasserin  |4 aut 
700 1 |a Lin, Hao  |e verfasserin  |4 aut 
700 1 |a Xiu, Fei  |e verfasserin  |4 aut 
700 1 |a Fang, Ming  |e verfasserin  |4 aut 
700 1 |a Yang, Zaixing  |e verfasserin  |4 aut 
700 1 |a Shi, Xiaoling  |e verfasserin  |4 aut 
700 1 |a Dong, Guofa  |e verfasserin  |4 aut 
700 1 |a Hung, Tak Fu  |e verfasserin  |4 aut 
700 1 |a Ho, Johnny C  |e verfasserin  |4 aut 
773 0 8 |i Enthalten in  |t Advanced materials (Deerfield Beach, Fla.)  |d 1998  |g 25(2013), 32 vom: 27. Aug., Seite 4445-51  |w (DE-627)NLM098206397  |x 1521-4095  |7 nnns 
773 1 8 |g volume:25  |g year:2013  |g number:32  |g day:27  |g month:08  |g pages:4445-51 
856 4 0 |u http://dx.doi.org/10.1002/adma.201301362  |3 Volltext 
912 |a GBV_USEFLAG_A 
912 |a SYSFLAG_A 
912 |a GBV_NLM 
912 |a GBV_ILN_350 
951 |a AR 
952 |d 25  |j 2013  |e 32  |b 27  |c 08  |h 4445-51