Key integration technologies for nanoscale FRAMs

We discuss key technologies of 180-nm node ferroelectric memories, whose process integration is becoming extremely complex when device dimension shrinks into a nano scale. This is because process technology in ferroelectric integration does not extend to conventional shrink technology due to many di...

Ausführliche Beschreibung

Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on ultrasonics, ferroelectrics, and frequency control. - 1986. - 54(2007), 12 vom: 30. Dez., Seite 2535-40
1. Verfasser: Jung, Dong J (VerfasserIn)
Weitere Verfasser: Kim, Hyun-Ho, Kim, Kinam
Format: Online-Aufsatz
Sprache:English
Veröffentlicht: 2007
Zugriff auf das übergeordnete Werk:IEEE transactions on ultrasonics, ferroelectrics, and frequency control
Schlagworte:Journal Article
LEADER 01000caa a22002652 4500
001 NLM177635002
003 DE-627
005 20250209055245.0
007 cr uuu---uuuuu
008 231223s2007 xx |||||o 00| ||eng c
024 7 |a 10.1109/TUFFC.2007.573  |2 doi 
028 5 2 |a pubmed25n0592.xml 
035 |a (DE-627)NLM177635002 
035 |a (NLM)18276551 
040 |a DE-627  |b ger  |c DE-627  |e rakwb 
041 |a eng 
100 1 |a Jung, Dong J  |e verfasserin  |4 aut 
245 1 0 |a Key integration technologies for nanoscale FRAMs 
264 1 |c 2007 
336 |a Text  |b txt  |2 rdacontent 
337 |a ƒaComputermedien  |b c  |2 rdamedia 
338 |a ƒa Online-Ressource  |b cr  |2 rdacarrier 
500 |a Date Completed 14.03.2008 
500 |a Date Revised 15.02.2008 
500 |a published: Print 
500 |a Citation Status MEDLINE 
520 |a We discuss key technologies of 180-nm node ferroelectric memories, whose process integration is becoming extremely complex when device dimension shrinks into a nano scale. This is because process technology in ferroelectric integration does not extend to conventional shrink technology due to many difficulties of coping with metal-insulator-metal (MIM) capacitors. The key integration technologies in ferroelectric random access memory (FRAM) comprise: etching technology to have less plasma damage; stack technology for the preparation of robust ferroelectrics; capping technology to encapsulate cell capacitors; and vertical conjunction technology to connect cell capacitors to the plate line. What has been achieved from these novel approaches is not only to have a peak-to-peak value of 675 mV in bit-line potential but also to ensure a sensing margin of 300 mV in opposite-state retention, even after 1000 hour suffering at 150 degrees C 
650 4 |a Journal Article 
700 1 |a Kim, Hyun-Ho  |e verfasserin  |4 aut 
700 1 |a Kim, Kinam  |e verfasserin  |4 aut 
773 0 8 |i Enthalten in  |t IEEE transactions on ultrasonics, ferroelectrics, and frequency control  |d 1986  |g 54(2007), 12 vom: 30. Dez., Seite 2535-40  |w (DE-627)NLM098181017  |x 1525-8955  |7 nnns 
773 1 8 |g volume:54  |g year:2007  |g number:12  |g day:30  |g month:12  |g pages:2535-40 
856 4 0 |u http://dx.doi.org/10.1109/TUFFC.2007.573  |3 Volltext 
912 |a GBV_USEFLAG_A 
912 |a SYSFLAG_A 
912 |a GBV_NLM 
912 |a GBV_ILN_22 
912 |a GBV_ILN_24 
912 |a GBV_ILN_350 
951 |a AR 
952 |d 54  |j 2007  |e 12  |b 30  |c 12  |h 2535-40