|
|
|
|
| LEADER |
01000naa a22002652 4500 |
| 001 |
NLM263681246 |
| 003 |
DE-627 |
| 005 |
20231224204427.0 |
| 007 |
cr uuu---uuuuu |
| 008 |
231224s2016 xx |||||o 00| ||eng c |
| 024 |
7 |
|
|a 10.1109/TIP.2016.2601264
|2 doi
|
| 028 |
5 |
2 |
|a pubmed24n0878.xml
|
| 035 |
|
|
|a (DE-627)NLM263681246
|
| 035 |
|
|
|a (NLM)27552749
|
| 040 |
|
|
|a DE-627
|b ger
|c DE-627
|e rakwb
|
| 041 |
|
|
|a eng
|
| 100 |
1 |
|
|a Liu, Zhenyu
|e verfasserin
|4 aut
|
| 245 |
1 |
0 |
|a CU Partition Mode Decision for HEVC Hardwired Intra Encoder Using Convolution Neural Network
|
| 264 |
|
1 |
|c 2016
|
| 336 |
|
|
|a Text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a ƒaComputermedien
|b c
|2 rdamedia
|
| 338 |
|
|
|a ƒa Online-Ressource
|b cr
|2 rdacarrier
|
| 500 |
|
|
|a Date Completed 23.05.2017
|
| 500 |
|
|
|a Date Revised 23.05.2017
|
| 500 |
|
|
|a published: Print-Electronic
|
| 500 |
|
|
|a Citation Status PubMed-not-MEDLINE
|
| 520 |
|
|
|a The intensive computation of High Efficiency Video Coding (HEVC) engenders challenges for the hardwired encoder in terms of the hardware overhead and the power dissipation. On the other hand, the constrains in hardwired encoder design seriously degrade the efficiency of software oriented fast coding unit (CU) partition mode decision algorithms. A fast algorithm is attributed as VLSI friendly, when it possesses the following properties. First, the maximum complexity of encoding a coding tree unit (CTU) could be reduced. Second, the parallelism of the hardwired encoder should not be deteriorated. Third, the process engine of the fast algorithm must be of low hardware- and power-overhead. In this paper, we devise the convolution neural network based fast algorithm to decrease no less than two CU partition modes in each CTU for full rate-distortion optimization (RDO) processing, thereby reducing the encoder's hardware complexity. As our algorithm does not depend on the correlations among CU depths or spatially nearby CUs, it is friendly to the parallel processing and does not deteriorate the rhythm of RDO pipelining. Experiments illustrated that, an averaged 61.1% intraencoding time was saved, whereas the Bjøntegaard-Delta bit-rate augment is 2.67%. Capitalizing on the optimal arithmetic representation, we developed the high-speed [714 MHz in the worst conditions (125 °C, 0.9 V)] and low-cost (42.5k gate) accelerator for our fast algorithm by using TSMC 65-nm CMOS technology. One accelerator could support HD1080p at 55 frames/s real-time encoding. The corresponding power dissipation was 16.2 mW at 714 MHz. Finally, our accelerator is provided with good scalability. Four accelerators fulfill the throughput requirements of UltraHD-4K at 55 frames/s
|
| 650 |
|
4 |
|a Journal Article
|
| 700 |
1 |
|
|a Yu, Xianyu
|e verfasserin
|4 aut
|
| 700 |
1 |
|
|a Gao, Yuan
|e verfasserin
|4 aut
|
| 700 |
1 |
|
|a Chen, Shaolin
|e verfasserin
|4 aut
|
| 700 |
1 |
|
|a Ji, Xiangyang
|e verfasserin
|4 aut
|
| 700 |
1 |
|
|a Wang, Dongsheng
|e verfasserin
|4 aut
|
| 773 |
0 |
8 |
|i Enthalten in
|t IEEE transactions on image processing : a publication of the IEEE Signal Processing Society
|d 1992
|g 25(2016), 11 vom: 04. Nov., Seite 5088-5103
|w (DE-627)NLM09821456X
|x 1941-0042
|7 nnns
|
| 773 |
1 |
8 |
|g volume:25
|g year:2016
|g number:11
|g day:04
|g month:11
|g pages:5088-5103
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1109/TIP.2016.2601264
|3 Volltext
|
| 912 |
|
|
|a GBV_USEFLAG_A
|
| 912 |
|
|
|a SYSFLAG_A
|
| 912 |
|
|
|a GBV_NLM
|
| 912 |
|
|
|a GBV_ILN_350
|
| 951 |
|
|
|a AR
|
| 952 |
|
|
|d 25
|j 2016
|e 11
|b 04
|c 11
|h 5088-5103
|