A new hardware-efficient algorithm and reconfigurable architecture for image contrast enhancement

Contrast enhancement is crucial when generating high quality images for image processing applications, such as digital image or video photography, liquid crystal display processing, and medical image analysis. In order to achieve real-time performance for high-definition video applications, it is ne...

Ausführliche Beschreibung

Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on image processing : a publication of the IEEE Signal Processing Society. - 1992. - 23(2014), 10 vom: 17. Okt., Seite 4426-37
1. Verfasser: Huang, Shih-Chia (VerfasserIn)
Weitere Verfasser: Chen, Wen-Chieh
Format: Online-Aufsatz
Sprache:English
Veröffentlicht: 2014
Zugriff auf das übergeordnete Werk:IEEE transactions on image processing : a publication of the IEEE Signal Processing Society
Schlagworte:Journal Article Research Support, Non-U.S. Gov't
LEADER 01000caa a22002652 4500
001 NLM241218284
003 DE-627
005 20250217100521.0
007 cr uuu---uuuuu
008 231224s2014 xx |||||o 00| ||eng c
024 7 |a 10.1109/TIP.2014.2348869  |2 doi 
028 5 2 |a pubmed25n0804.xml 
035 |a (DE-627)NLM241218284 
035 |a (NLM)25148665 
040 |a DE-627  |b ger  |c DE-627  |e rakwb 
041 |a eng 
100 1 |a Huang, Shih-Chia  |e verfasserin  |4 aut 
245 1 2 |a A new hardware-efficient algorithm and reconfigurable architecture for image contrast enhancement 
264 1 |c 2014 
336 |a Text  |b txt  |2 rdacontent 
337 |a ƒaComputermedien  |b c  |2 rdamedia 
338 |a ƒa Online-Ressource  |b cr  |2 rdacarrier 
500 |a Date Completed 30.03.2015 
500 |a Date Revised 10.09.2014 
500 |a published: Print-Electronic 
500 |a Citation Status PubMed-not-MEDLINE 
520 |a Contrast enhancement is crucial when generating high quality images for image processing applications, such as digital image or video photography, liquid crystal display processing, and medical image analysis. In order to achieve real-time performance for high-definition video applications, it is necessary to design efficient contrast enhancement hardware architecture to meet the needs of real-time processing. In this paper, we propose a novel hardware-oriented contrast enhancement algorithm which can be implemented effectively for hardware design. In order to be considered for hardware implementation, approximation techniques are proposed to reduce these complex computations during performance of the contrast enhancement algorithm. The proposed hardware-oriented contrast enhancement algorithm achieves good image quality by measuring the results of qualitative and quantitative analyzes. To decrease hardware cost and improve hardware utilization for real-time performance, a reduction in circuit area is proposed through use of parameter-controlled reconfigurable architecture. The experiment results show that the proposed hardware-oriented contrast enhancement algorithm can provide an average frame rate of 48.23 frames/s at high definition resolution 1920 × 1080 
650 4 |a Journal Article 
650 4 |a Research Support, Non-U.S. Gov't 
700 1 |a Chen, Wen-Chieh  |e verfasserin  |4 aut 
773 0 8 |i Enthalten in  |t IEEE transactions on image processing : a publication of the IEEE Signal Processing Society  |d 1992  |g 23(2014), 10 vom: 17. Okt., Seite 4426-37  |w (DE-627)NLM09821456X  |x 1941-0042  |7 nnns 
773 1 8 |g volume:23  |g year:2014  |g number:10  |g day:17  |g month:10  |g pages:4426-37 
856 4 0 |u http://dx.doi.org/10.1109/TIP.2014.2348869  |3 Volltext 
912 |a GBV_USEFLAG_A 
912 |a SYSFLAG_A 
912 |a GBV_NLM 
912 |a GBV_ILN_350 
951 |a AR 
952 |d 23  |j 2014  |e 10  |b 17  |c 10  |h 4426-37